## IN THE CLAIMS

Please cancel claim 12 without prejudice.

Please substitute the following claims for the pending claims of the same number:

1. (Amended) A method of preparing a pre-formed integrated circuit chip for encapsulation in an electronic package, comprising the steps of: 2 3 forming an interconnect assembly separately from said pre-formed integrated circuit chip; 4 5 forming a plurality of conductive bumps connected to the terminals of the pre-6 formed integrated circuit chip; bonding said interconnect assembly to said prepared integrated circuit chip; 8 passivating said bonded interconnect assembly and said pre-formed integrated 9 circuit chip into an integral structure; and 10 thinning said pre-formed integrated circuit chip to provide said electronic 11 package.

- 1 2. (Amended) The method of claim 1 wherein said step of forming said
  2 interconnect assembly comprises forming said interconnect assembly on a releasable
  3 substrate.
- 3. (Amended) The method of claim 1 wherein said step of forming said
   interconnect assembly comprises forming at least one test pad in an interconnect layer,

- 3 which at least one test pad can be accessed and electrically connected on opposing
- 4 sides of said at least one test pad.

An Gust

- 4. (Amended) The method of claim 3 wherein said step of forming at least one test pad forms a test pad having gold on a conductive field metal.
- 5. (Amended) The method of claim 3 wherein said step of forming said interconnect assembly comprises forming at least one test pad in a plurality of stacked interconnect layers, each of which at least one test pad in each interconnect layer can be accessed and electrically connected on opposing sides of said at least one test pad
- 1 6. (Amended) The method of claim 5 wherein said step of forming at least one test pad in said plurality of stacked interconnect layers forms at least one test pad in each layer having gold on a conductive field metal.
- 7. (Amended) The method of claim 1 where said step of forming said
  plurality of conductive bumps connected to the terminals of the integrated circuit chip
  forms a metallic bump making connection to a terminal on said integrated circuit chip
  and a solder layer disposed on said metallic bump.
- 1 8. (Amended) The method of claim 7 wherein said step of forming said
  2 interconnect assembly comprises forming at least one test pad in an interconnect layer,

which at least one test pad can be accessed and electrically connected on opposing

sides of said test pad, and wherein said step of bonding said interconnect assembly to

said pre-formed integrated circuit chip flip bonds said solder layer onto one side of said

test pad.

131 Gust

- 9. (Amended) The method of claim 1 where said step of passivating said bonded interconnect assembly and said pre-formed integrated circuit chip into said integral structure to provide said electronic package comprises underfilling said pre-formed integrated circuit chip with an insulating material to remove all voids between said prepared integrated circuit chip and said interconnect assembly.
- 1 10. (Amended) The method of claim 1 where said step of passivating said
  2 bonded interconnect assembly and said pre-formed integrated circuit chip into said
  3 integral structure to provide said electronic package comprises potting said interconnect
  4 assembly and said pre-formed integrated circuit chip into an integral package.
- 1 11. (Amended) The method of claim 9 where said step of passivating said
  2 bonded interconnect assembly and said pre-formed integrated circuit chip into said
  3 integral structure to provide said electronic package comprises potting said interconnect
  4 assembly and said pre-formed integrated circuit chip into said integral package.

en Coux

- 13. (Amended) The method of claim 10 further comprising a step of accessing said pre-formed integrated circuit chip through electrical connection to at least one test pad through a surface thereof opposing said surface of said at least one test pad contacting a terminal of said pre-formed integrated circuit chip to test said pre-formed integrated circuit chip.
- 1 14. (Amended) The method of claim 10 and further comprising a plurality of
  2 interconnect assembly and pre-formed integrated circuit chips wherein said interconnect
  3 assembly and pre-formed integrated circuit chips are bonded together to form a
  4 corresponding plurality of electronic packages and further comprising the step of
  5 releasing said plurality of electronic packages from each other.
- 1 15. (Amended) The method of claim 1 further comprising a plurality of
  2 interconnect assembly and pre-formed integrated circuit chips wherein said plurality of
  3 interconnect assembly and pre-formed integrated circuit chips are bonded together to
  4 form a corresponding plurality of electronic packages and further comprising the step of
  5 testing said interconnect assembly and bonding a tested interconnect assembly in said
  6 step of bonding said interconnect assembly to said pre-formed integrated circuit chip
  7 only if said interconnect assembly tested good.
  - 16. (Amended) The method of claim 15 where said step of forming said plurality of interconnect assemblies comprises forming said interconnect assemblies simultaneously in a wafer and where said plurality of pre-formed integrated circuit chips



are individually bump bonded to successfully tested ones of said interconnect assemblies.

## Please add the following claim numbers.

1/	33. A method of preparing a pre-formed integrated circuit chip for
<b>1/2</b>	encapsulation in an electronic package, comprising the steps of:
3	forming an interconnect assembly separately from said pre-formed integrated
4	circuit chip, said forming an interconnect assembly including the step of:
5	forming at least one test pad in a plurality of stacked interconnect layers,
6	each of which at least one test pad in each interconnect layer can be
7	accessed and electrically connected on opposing sides of said at least
8	one test pad.
9	forming a plurality of conductive bumps connected to the terminals of the pre-
10	formed integrated circuit chip;
11	bonding said interconnect assembly to said prepared integrated circuit chip; and
12	passivating said bonded interconnect assembly and said pre-formed integrated
13	circuit chip into an integral structure to provide said electronic package.
	•

1 34. The method of claim 33 wherein the at least one test pad has gold on a conductive field metal.

Grat Cons

3

- 35. The method of claim 33 where said step of forming said plurality of conductive bumps connected to the terminals of the integrated circuit chip forms a metallic bump making connection to a terminal on said integrated circuit chip and a solder layer disposed on said metallic bump.
- The method of claim 35 wherein said step of forming said interconnect assembly comprises forming at least one test pad in an interconnect layer, which at least one test pad can be accessed and electrically connected on opposing sides of said test pad, and wherein said step of bonding said interconnect assembly to said preformed integrated circuit chip flip bonds said solder layer onto one side of said test pad.
- The method of claim 33 where said step of passivating said bonded interconnect assembly and said pre-formed integrated circuit chip into said integral structure to provide said electronic package comprises underfilling said pre-formed integrated circuit chip with an insulating material to remove all voids between said prepared integrated circuit chip and said interconnect assembly.
- 1 38. The method of claim 33 where said step of passivating said bonded 2 interconnect assembly and said pre-formed integrated circuit chip into said integral 3 structure to provide said electronic package comprises potting said interconnect 4 assembly and said pre-formed integrated circuit chip into an integral package.


132 CM

3

- 39. The method of claim 37 where said step of passivating said bonded interconnect assembly and said pre-formed integrated circuit chip into said integral structure to provide said electronic package comprises potting said interconnect assembly and said pre-formed integrated circuit chip into said integral package.
- 1 40. The method of claim 39 further comprising the step thinning said pre-2 formed integrated circuit chip.

Br Cont 

- 41. The method of claim 39 further comprising a step of accessing said preformed integrated circuit chip through electrical connection to at least one test pad through a surface thereof opposing said surface of said at least one test pad contacting a terminal of said pre-formed integrated circuit chip to test said pre-formed integrated circuit chip.
- 42. The method of claim 39 and further comprising a plurality of interconnect assembly and pre-formed integrated circuit chips wherein said interconnect assembly and pre-formed integrated circuit chips are bonded together to form a corresponding plurality of electronic packages and further comprising the step of releasing said plurality of electronic packages from each other.
  - 43. The method of claim 39 further comprising a plurality of interconnect assembly and pre-formed integrated circuit chips wherein said plurality of interconnect assembly and pre-formed integrated circuit chips are bonded together to form a corresponding plurality of electronic packages and further comprising the step of testing said interconnect assembly and bonding a tested interconnect assembly in said step of bonding said interconnect assembly to said pre-formed integrated circuit chip only if said interconnect assembly tested good.
  - 44. The method of claim 43 where said step of forming said plurality of interconnect assemblies comprises forming said interconnect assemblies simultaneously in a wafer and where said plurality of pre-formed integrated circuit chips



are individually bump bonded to successfully tested ones of said interconnect assemblies.